<ENTRY>
{
 "thisFile": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Dec 22 14:42:34 2021",
 "timestampMillis": "1640155354875",
 "buildStep": {
  "cmdId": "f091e377-04ca-4cf5-9807-bd865cb9caa3",
  "name": "v++",
  "logFile": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis/2021.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t hw --platform xilinx_u50lv_gen3x4_xdma_2_202010_1 --save-temps --temp_dir u50lv_imp -l --config ./script/cons_u50lv.ini -o u50lv.xclbin ../release_u50lv_xo/DPUCAHX8H_5ENGINE.xo ",
  "args": [
   "-t",
   "hw",
   "--platform",
   "xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "--save-temps",
   "--temp_dir",
   "u50lv_imp",
   "-l",
   "--config",
   "./script/cons_u50lv.ini",
   "-o",
   "u50lv.xclbin",
   "../release_u50lv_xo/DPUCAHX8H_5ENGINE.xo"
  ],
  "iniFiles": [
   {
    "path": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/script/cons_u50lv.ini",
    "content": "\nremote_ip_cache=/group/dphi_cloud/workspace/common/u50/ip_cache.xilinx_u50lv_gen3x4_xdma_2_202010_1\n\nkernel_frequency=0:275|1:100\n\nuser_ip_repo_paths=../DPUCAHX8H_SRC/DPU\n\n\n[advanced]\nparam=compiler.worstNegativeSlack=-1\nparam=compiler.errorOnHoldViolation=false\nparam=compiler.userPostSysLinkTcl=./script/sys_link_post_u50lv.tcl\nmisc=solution_name=link\n\n[vivado]\nparam=project.writeIntermediateCheckpoints=1\nprop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.INIT_DESIGN.TCL.POST=./constraint/init_design.post.tcl\nprop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./constraint/opt_design.pre.u50lv.tcl\nprop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=./constraint/opt_design.post.tcl\nprop=run.impl_1.STEPS.PLACE_DESIGN.TCL.POST=./constraint/place_design.post.tcl\nprop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-verbose -debug_log}\nprop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.POST=./constraint/route_design.post.tcl\nprop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.TCL.POST=./constraint/phys_place_design.post.tcl\nprop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation\nprop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST=./constraint/phys_route_design.post.tcl\n\n[connectivity]\nnk=DPUCAHX8H_5ENGINE:1:dpu_0\nnk=DPUCAHX8H_5ENGINE:1:dpu_1\nsp=dpu_0.DPU_AXI_0:HBM[00:31]\nsp=dpu_0.DPU_AXI_1:HBM[00:31]\nsp=dpu_0.DPU_AXI_4:HBM[00:31]\nsp=dpu_1.DPU_AXI_0:HBM[00:31]\nsp=dpu_1.DPU_AXI_1:HBM[00:31]\nsp=dpu_1.DPU_AXI_4:HBM[00:31]\nsp=dpu_0.DPU_AXI_I0:HBM[00:31]\nsp=dpu_1.DPU_AXI_I0:HBM[00:31]\nsp=dpu_0.DPU_AXI_2:HBM[00:31]\nsp=dpu_0.DPU_AXI_3:HBM[00:31]\nsp=dpu_1.DPU_AXI_2:HBM[00:31]\nsp=dpu_1.DPU_AXI_3:HBM[00:31]\nsp=dpu_0.DPU_AXI_W0:HBM[00:31]\nsp=dpu_0.DPU_AXI_W1:HBM[00:31]\nsp=dpu_1.DPU_AXI_W0:HBM[00:31]\nsp=dpu_1.DPU_AXI_W1:HBM[00:31]\n"
   }
  ],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:42:34 2021",
 "timestampMillis": "1640155354876",
 "status": {
  "cmdId": "f091e377-04ca-4cf5-9807-bd865cb9caa3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Wed Dec 22 14:42:39 2021",
 "timestampMillis": "1640155359940",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/proj/xbuilds/2021.2_released/xbb/dsadev/opt/xilinx/platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "u50lv",
    "file": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "DPUCAHX8H_5ENGINE",
     "file": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/release_u50lv_xo/DPUCAHX8H_5ENGINE.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [],
    "psSources": [],
    "cuNames": [
     "dpu_0",
     "dpu_1"
    ],
    "type": "RTL",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2021.2. SW Build 3363252 on 2021-10-14-04:41:01"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Dec 22 14:42:40 2021",
 "timestampMillis": "1640155360216",
 "buildStep": {
  "cmdId": "84e1d564-456d-4d79-871e-e038ff93101a",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/release_u50lv_xo/DPUCAHX8H_5ENGINE.xo -keep --config /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/syslinkConfig.ini --xpfm /proj/xbuilds/2021.2_released/xbb/dsadev/opt/xilinx/platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm --target hw --output_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int --temp_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/sys_link",
  "args": [
   "--xo",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/release_u50lv_xo/DPUCAHX8H_5ENGINE.xo",
   "-keep",
   "--config",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/syslinkConfig.ini",
   "--xpfm",
   "/proj/xbuilds/2021.2_released/xbb/dsadev/opt/xilinx/platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int",
   "--temp_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/syslinkConfig.ini",
    "content": "nk=DPUCAHX8H_5ENGINE:1:dpu_0\nnk=DPUCAHX8H_5ENGINE:1:dpu_1\nsp=dpu_0.DPU_AXI_0:HBM[00:31]\nsp=dpu_0.DPU_AXI_1:HBM[00:31]\nsp=dpu_0.DPU_AXI_4:HBM[00:31]\nsp=dpu_1.DPU_AXI_0:HBM[00:31]\nsp=dpu_1.DPU_AXI_1:HBM[00:31]\nsp=dpu_1.DPU_AXI_4:HBM[00:31]\nsp=dpu_0.DPU_AXI_I0:HBM[00:31]\nsp=dpu_1.DPU_AXI_I0:HBM[00:31]\nsp=dpu_0.DPU_AXI_2:HBM[00:31]\nsp=dpu_0.DPU_AXI_3:HBM[00:31]\nsp=dpu_1.DPU_AXI_2:HBM[00:31]\nsp=dpu_1.DPU_AXI_3:HBM[00:31]\nsp=dpu_0.DPU_AXI_W0:HBM[00:31]\nsp=dpu_0.DPU_AXI_W1:HBM[00:31]\nsp=dpu_1.DPU_AXI_W0:HBM[00:31]\nsp=dpu_1.DPU_AXI_W1:HBM[00:31]\n\n"
   }
  ],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:42:40 2021",
 "timestampMillis": "1640155360217",
 "status": {
  "cmdId": "84e1d564-456d-4d79-871e-e038ff93101a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:06 2021",
 "timestampMillis": "1640155386556",
 "status": {
  "cmdId": "84e1d564-456d-4d79-871e-e038ff93101a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Dec 22 14:43:06 2021",
 "timestampMillis": "1640155386566",
 "buildStep": {
  "cmdId": "8a5d84df-c08b-4edd-9661-b7d47b4317a5",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/sdsl.dat -rtd /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/cf2sw.rtd -nofilter /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/cf2sw_full.rtd -xclbin /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xclbin_orig.xml -o /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/sdsl.dat",
   "-rtd",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/cf2sw.rtd",
   "-nofilter",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xclbin_orig.xml",
   "-o",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:06 2021",
 "timestampMillis": "1640155386566",
 "status": {
  "cmdId": "8a5d84df-c08b-4edd-9661-b7d47b4317a5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407226",
 "status": {
  "cmdId": "8a5d84df-c08b-4edd-9661-b7d47b4317a5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407237",
 "buildStep": {
  "cmdId": "0b584491-a3ee-4f70-ab3c-cfbf0c9b8c31",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407237",
 "status": {
  "cmdId": "0b584491-a3ee-4f70-ab3c-cfbf0c9b8c31",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407561",
 "report": {
  "path": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407563",
 "status": {
  "cmdId": "0b584491-a3ee-4f70-ab3c-cfbf0c9b8c31",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407572",
 "buildStep": {
  "cmdId": "27675604-0472-4939-bf43-99ca15511557",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 --kernel_frequency 0:275|1:100 --remote_ip_cache /group/dphi_cloud/workspace/common/u50/ip_cache.xilinx_u50lv_gen3x4_xdma_2_202010_1 -s --user_ip_repo_paths /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/../DPUCAHX8H_SRC/DPU --output_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int --log_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/logs/link --report_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/reports/link --config /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/vplConfig.ini -k /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link --no-info --iprepo /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xo/ip_repo/deephi_com_kernel_DPUCAHX8H_5ENGINE_1_0 --messageDb /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/run_link/vpl.pb /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "--kernel_frequency",
   "0:275|1:100",
   "--remote_ip_cache",
   "/group/dphi_cloud/workspace/common/u50/ip_cache.xilinx_u50lv_gen3x4_xdma_2_202010_1",
   "-s",
   "--user_ip_repo_paths",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/../DPUCAHX8H_SRC/DPU",
   "--output_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int",
   "--log_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/logs/link",
   "--report_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/reports/link",
   "--config",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/vplConfig.ini",
   "-k",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link",
   "--no-info",
   "--iprepo",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xo/ip_repo/deephi_com_kernel_DPUCAHX8H_5ENGINE_1_0",
   "--messageDb",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/run_link/vpl.pb",
   "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nmisc=solution_name=link\nparam=compiler.worstNegativeSlack=-1\nparam=compiler.errorOnHoldViolation=false\nparam=compiler.userPostSysLinkTcl=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./script/sys_link_post_u50lv.tcl\nparam=compiler.vppCurrentWorkingDir=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen\nmisc=BinaryName=u50lv\n\n[connectivity]\nnk=DPUCAHX8H_5ENGINE:2:dpu_0.dpu_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nparam=project.writeIntermediateCheckpoints=1\nprop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.INIT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/init_design.post.tcl\nprop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/opt_design.pre.u50lv.tcl\nprop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/opt_design.post.tcl\nprop=run.impl_1.STEPS.PLACE_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/place_design.post.tcl\nprop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-verbose -debug_log}\nprop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/route_design.post.tcl\nprop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/phys_place_design.post.tcl\nprop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation\nprop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/./constraint/phys_route_design.post.tcl\n\n"
   }
  ],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:27 2021",
 "timestampMillis": "1640155407572",
 "status": {
  "cmdId": "27675604-0472-4939-bf43-99ca15511557",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Dec 22 14:43:29 2021",
 "timestampMillis": "1640155409271",
 "buildStep": {
  "cmdId": "e2ea90df-54b8-4dc8-92ce-aa6772850e1a",
  "name": "vpl",
  "logFile": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis/2021.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 --kernel_frequency 0:275|1:100 --remote_ip_cache /group/dphi_cloud/workspace/common/u50/ip_cache.xilinx_u50lv_gen3x4_xdma_2_202010_1 -s --user_ip_repo_paths /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/../DPUCAHX8H_SRC/DPU --output_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int --log_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/logs/link --report_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/reports/link --config /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/vplConfig.ini -k /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link --no-info --iprepo /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/xo/ip_repo/deephi_com_kernel_DPUCAHX8H_5ENGINE_1_0 --messageDb /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/run_link/vpl.pb /group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:29 2021",
 "timestampMillis": "1640155409272",
 "status": {
  "cmdId": "e2ea90df-54b8-4dc8-92ce-aa6772850e1a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Wed Dec 22 14:43:31 2021",
 "timestampMillis": "1640155411945",
 "vivadoProject": {
  "openDir": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Dec 22 14:43:31 2021",
 "timestampMillis": "1640155411949",
 "buildStep": {
  "cmdId": "edae9921-1ecb-4e87-9e25-a5a11c2fa7b3",
  "name": "vivado",
  "logFile": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/group/dphi_cloud/jackiez/dpu_vitis/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/u50lv_imp/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Dec 22 14:43:31 2021",
 "timestampMillis": "1640155411949",
 "status": {
  "cmdId": "edae9921-1ecb-4e87-9e25-a5a11c2fa7b3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
